

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

③



Europäisches Patentamt
European Patent Office
Office européen des brevets

⑪ Publication number:

0 302 204
A2

②

EUROPEAN PATENT APPLICATION

⑲ Application number: 88109622.6

① Int. Cl. 4: H01L 21/82 , H01L 21/205 ,
H01L 27/10

⑳ Date of filing: 16.06.88

③ Priority: 03.08.87 US 81270

④ Date of publication of application:
08.02.89 Bulletin 89/06

⑧ Designated Contracting States:
CH DE ES FR GB IT LI NL SE

⑦ Applicant: International Business Machines
Corporation
Old Orchard Road
Armonk, N.Y. 10504(US)

⑦ Inventor: Hwang, Wei
3 Long Pond Road
Armonk New York 10504(US)
Inventor: Lu, Chau-Chun Nicky
1424 Trout Brook Street
Yorktown Heights New York 10598(US)


⑦ Representative: Gaugel, Heinz, Dipl.-Ing.
IBM Deutschland GmbH Schönlacher
Strasse 220
D-7030 Böblingen(DE)

④ Vertical trench transistor/capacitor memory cell structure and fabrication method therefor.

⑤ A new high density vertical trench transistor and trench capacitor DRAM (dynamic-random-access memory) cell is described incorporating a wafer with a semiconductor substrate (10) and an epitaxial layer (10) thereon including a vertical transistor (14) disposed in a shallow trench (100) stacked above and self-aligned with a capacitor in a deep trench (16). The stacked vertical transistor (4) has a channel partly on the horizontal surface and partly along the shallow trench sidewalls. The drain of the access transistor (14) is a lightly-doped drain structure (21) connected to a bitline element (22). The source (24) of the transistor, located at the bottom of the transistor trench (100) and on top of the center of the trench capacitor (16), is self-aligned and connected to polysilicon (28) contained inside the trench capacitor. Three sidewalls of the access transistor (14) are surrounded by thick oxide isolation (50) and the remaining one side is connected to drain and bitline contacts. The memory cell is located inside an n-well (26) and uses the n-well and heavily-doped substrate (10) as the capacitor counter-electrode plate. The cell storage node is the polysilicon (28)

inside the trench capacitor. The fabrication method includes steps for growing epitaxial layers wherein an opening (100) is left which serves as the shallow trench access transistor region and provides self-alignment with the deep trench storage capacitor.

FIG. 1



EP 0 302 204 A2

Vertical Trench Transistor/Capacitor Memory Cell Structure And Fabrication Method Therefor

Field of the Invention

The present invention relates to dynamic-random-access memory cell structures, and particularly to a memory cell structure including a shallow trench access transistor disposed vertically above and self-aligned to an underlying deep trench storage capacitor structure and fabrication processes therefor.

Background Art

The following references are representative of the background art available prior to the present invention.

Japanese Patent 59-19366 describes a vertical FET semiconductor memory device disposed between condensers for storing charge. Electrostatic capacity from the device substrate is utilized for storing the memory charge.

Japanese Patent 56-100523 relates to a vertical one-transistor MOS memory cell having a cylindrical gate electrode, an insulating layer and source and drain layers. The source or drain layer can also be one electrode of a charge storage capacitor.

The publication entitled DYNAMIC RAM CELL STRUCTURE, IBM Technical Disclosure Bulletin, Vol. 27, No. 12, May 1985 at page 7051 relates generally to integrated circuit structures and more particularly to dynamic-random-access memory (DRAM) cell construction having a stacked planar MOS access transistor over a buried pn junction storage capacitor.

The publication entitled HIGH DENSITY VERTICAL DRAM CELL, IBM Technical Disclosure Bulletin, Vol. 29, No. 5, October 1986 at page 2335, describes a high density vertical trench DRAM (dynamic-random-access memory) cell wherein the transfer device is oriented in the vertical direction and is positioned over a trench storage capacitor. A shallow trench filled with polysilicon or polycide serves as the MOS transfer device gate. Transfer MOSFETs of adjacent cells share the same gate.

The publication entitled DYNAMIC RAM CELL WITH MERGED DRAIN AND STORAGE, IBM Technical Disclosure Bulletin, Vol. 27, No. 11, April 1985 at page 6694 relates generally to the fabrication of integrated circuits and more particularly to the construction of a dynamic-random-access memory cell requiring less space.

SUMMARY OF THE INVENTION

An object of the present invention is to provide an improved high density dynamic random-access memory cell structure.

Another object of the present invention is to provide an improved memory cell structure including a vertical trench transistor and trench capacitor.

Still another object of the present invention is to provide an improved high density Y-cell memory structure including a Y-groove shallow trench access transistor disposed vertically over and self-aligned with a deep trench storage capacitor.

A further object of the present invention is to provide an improved method including a self-alignment epitaxial growth process for fabricating a high density dynamic-random-access memory cell structure.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic cross-sectional illustration of a memory cell including a vertical access transistor self-aligned with a storage capacitor according to the principles of the present invention.

FIG. 2 is a schematic plan view illustration of the layout of the memory cell of FIG. 1.

FIGS. 3, 4, 5, 6, 7, 8 and 9 show schematic cross-sectional views illustrating various stages in the fabrication of the memory cell structure of FIGS. 1 and 2 employing a method according to the principles of the present invention.

FIGS. 10 and 11 show schematic cross-sectional views illustrating various stages in the fabrication of the memory cell structure of FIG. 12 employing an alternative method also according to the principles of the present invention.

DISCLOSURE OF THE INVENTION

A new high density vertical trench transistor and trench capacitor DRAM (dynamic-random-access memory) cell is described.

An embodiment of the invention is illustrated in the cross-sectional view of FIG. 1 and the plan view of FIG. 2. In FIG. 1, a wafer with a semiconductor substrate 10 and an epitaxial layer 12 thereon is shown including a vertical transistor 14 disposed in a shallow trench 100 stacked above and self-aligned with a capacitor in a deep trench 16.

The stacked vertical transistor 14 has a channel 18 partly on the horizontal surface and partly along the shallow trench sidewalls. The drains 20 and 21 of the access transistor can be a lightly-doped diffused drain structure and is connected to a bitline element 22. The source 24 of the transistor 14, located at the bottom of the transistor trench and on top of the center of the trench capacitor, is connected in self-alignment to the polysilicon 28 inside the trench capacitor. By looking at the top view (FIG. 2) of the access transistor gate, its three sides are overlayed on top of thick oxide isolation 30 and the only one side is bounded by the drain diffusion area which is connected to the bitline 22 through the contact 32. The cell is located inside an n-well and uses the n-well 26, the epitaxial layer 12 and heavily-doped p+ substrate 10 as the capacitor counter-electrode plate. The cell storage node is the p+ polysilicon 28 inside the trench capacitor.

The structure shown in FIGS. 1 and 2 will be more clearly understood by a description of the fabrication process. The fabrication procedures of the memory cell are described in the following steps:

Step 1)

Start with a <100> silicon wafer with p- epitaxial layer 12 on p+ substrate 10. Grow pad oxide (SiO₂) layer 34 and deposit pad nitride (Si₃N₄) layer 36. After suitable lithography and etching steps, an opening is made in the composite layers 36 and 34 for the storage capacitor region.

Step 2)

With the pad nitride 36 as a mask, etch a relatively deep trench 16 through the epitaxial layer 12 into the heavily doped substrate 10 by reactive-ion-etching (RIE). Form a thin oxide/nitride/oxide composite layer 38 on the deep trench sidewalls for the storage-capacitor thin insulator.

Step 3)

Fill the deep trench 16 with chemical-vapor-deposition (CVD) p+ polysilicon 28. Remove the excess polysilicon above the deep trench by using suitable planarization techniques such as RIE or chemical-mechanical polishing. Then grow an oxide layer 40 with suitable thickness over the trench capacitor. Because most of the silicon surface, except trench-capacitor regions, is covered by the

nitride layer 36, the oxide 40 is locally grown only on top of the deep trench area. The resultant structure through steps 1, 2 and 3 is shown in FIG. 3.

Step 4)

Remove the pad nitride 36 and pad oxide 34. A certain thickness SiO₂ layer 40 remains on polysilicon 28 by virtue of its much greater thickness compared to the pad oxide 34. Then grow a second epitaxial layer 42 of suitable thickness. Due to the crystalline seeds from the exposed single crystal region surrounding the trench capacitor which is covered by oxide 40, an epitaxial layer 42 can be overgrown laterally on top of the deep trench capacitor. By adjusting the epitaxial growth rate to make a desired vertical epitaxial layer 42 thickness, a suitable lateral epitaxial thickness can be achieved, which leaves an opening at the center of the top surface of the deep trench capacitor 16 (FIG. 4). The epitaxial layer thickness can be affected by using different deep trench capacitor shapes with different length-to-width aspect ratios. Experimental results show that for a given epitaxial layer 42 thickness, different length-to-width aspect ratios of the deep trenches result in different opening sizes. For example, for deep trenches having the same width but different lengths, the opening sizes are different. In order to achieve the same opening sizes, the longer trenches require thicker epitaxial films. Therefore, for a specific opening size, trenches with different aspect ratios require different epitaxial thicknesses, which is a parameter used for designing the vertical transistor channel length. Experimental results also show that the lateral epitaxial growth gives a flat <100> surface, tilted <110> surfaces and vertical <100> planes as shown in FIG. 4. The opening left in the second epitaxial layer 42 over the deep trench is referred to as a shallow trench for the vertical transistor and defines an access transistor device region.

In the following, two alternative processing methods can be used. The first alternative, which will be described in the steps from 5 to 11, is to form the channel and source regions of the transistor before fabricating the isolation and n-well. The second alternative, which will be described in the steps from 12 to 16, is to remove the exposed oxide layer on top of the trench capacitor after the isolation and n-well have been formed. As a result, the lateral diffusion of dopants from the p+ polysilicon storage node in the trench capacitor can be less than that in the first alternative.

Step 5)

Use the epitaxial layer 42 as a self-alignment mask for removing SiO_2 layer over polysilicon 28 in window area by either wet chemical, dry plasma or reactive ion etching, as shown in FIG. 5. Thus, a contact region to the trench filled polysilicon 28 has been established by a self-aligned epitaxial growth technique rather than by lithographic masking steps which can cause misalignment errors.

Step 6)

Regrow a third thin p-type epitaxial layer 44 and leave an opening 100 on top of the deep trench 16 surface as shown in FIG. 6. Since the polysilicon 28 inside the trench is exposed to the third epitaxial growth of the layer 44, a low-quality, p+ epitaxial region 48, called "neck", is formed vertically. The third epitaxial layer 44 thickness is controlled so that the "neck" 48 is growing just above the deep trench capacitor oxide surface as shown in FIG. 6.

Step 7)

Isolation regions and the n-well regions are then fabricated in the conventional manner, which is briefly described in FIG. 7. A composite layer of SiO_2 and Si_3N_4 is formed on the substrate and fills the shallow trench region 100. After suitable lithography steps, an opening is made in the composite layer. The composite layer which remains is then used to mask the etch of a shallow trench 90 by RIE (reactive ion etching) as shown in FIG. 7. A thin p+ doped glass film 92 is deposited for preparing field isolation of peripheral n-channel devices. A photoresist layer is applied and a mask is used to remove part of the photoresist and the underlying p+ glass layer to expose the regions for n-well formation. Then n-type dopants are implanted through the composite layer of SiO_2 and Si_3N_4 to form n-well 26 regions. Photoresist 94 outside the n-well region blocks the n-type implantation into the n-channel device regions. After the photoresist is removed, a short thermal cycle is used to drive in the p-type dopant from the glass layer into the substrate 12 and then the p+ glass layer is removed. A thin thermal oxide is grown over the shallow trench 90 surface, followed by depositing a thick oxide layer to fill the shallow trench. Use either RIE or chemical-mechanical polishing planarization technique to result in a coplanar surface between the oxide isolation 50 and substrate surface (FIG. 8). Then the composite

layer of SiO_2 and Si_3N_4 is removed. As a result, an oxide isolation region 50 and n-well region 26 are formed so that the access device can be isolated and located within the n-well as shown in FIG. 8.

Step 8)

Grow a thin gate-oxide layer 18. Because of the high diffusivity of the p+ neck epitaxial region 48, the buried source region (24 in FIG. 1) of the access transistor can be formed from region 48. This novel p+ connection between the buried source region (24 of FIG. 1) of the transistor and the polysilicon inside the storage trench capacitor is formed in a self-alignment scheme.

Step 9)

A PMOS threshold-voltage adjustment is made by implanting a shallow boron profile 56 underneath the gate oxide 18. Because of the wafer <100> flat surface and the tilted surface of <110> plane as shown in FIG. 9, the channel implant can be shallow at the <100> and <110> channel surfaces. This step is not mandatory, but depends on the actual device design needs.

Step 10)

Fill the trench opening with CVD n+ or p+ polysilicon (58 in FIG. 1) or any other suitable conductive material which is patterned as the transfer gate and the wordline. Implant lightly doped drain region (21 in FIG. 1) for the transistor. After the oxide spacer 23 is formed around the gate edges, the heavily doped p+ drain region 20 can be formed by either boron implantation or diffusion from a polysilicon or a polycide bitline 22, which is connected to the drain region.

Step 11)

Then the standard CMOS processes are followed to complete the cell structure. The final cross section of the memory cell structure is shown in FIG. 1.

The following is the second processing alternative that allows the exposed oxide region on top of the trench capacitor to be removed after the isolation and n-well are completed so that the lateral diffusion of dopants from the polysilicon storage node can be reduced.

Step 12)

After the processing step 4, grow the pad oxide, deposit the pad nitride, and pattern the shallow trench isolation 90 regions where both the pad oxide and the pad nitride are removed (FIG. 10). Use RIE to make shallow trenches 90 into silicon. The thicknesses of the pad nitride and the pad oxide are adjusted such that the pad nitride can be completely filled into the shallow transistor trench 102 with an almost flat surface. Thus, after the oxide for the shallow trench isolation is planarized, which will be described in the step 13, there is no residue oxide left over the top of the nitride layer filled inside the transistor shallow trench region 102. Then a boron-rich glass layer and a photoresist layer 94 are deposited. An n-well mask is used to define the regions where the n-well can be formed by an n-type dopant implantation. The n-well implantation is made through the pad nitride and the pad oxide layers but blocked in the regions outside the n-well by the photoresist layer 94. The boron-rich glass provides the p-type dopants needed for the field isolation in N-channel MOS devices (FIG. 10).

Step 13)

After the photoresist is removed, a short thermal cycle is used to drive in the p-type dopants into the substrate 12, and the boron glass layer is removed. Then a thin layer of thermal oxide is grown on the sidewalls of shallow trenches 90 and then the thick CVD oxide is deposited to fill completely the isolation regions. Either RIE or chemical-mechanical polishing technique is used to planarize the oxide within the shallow trench 90 areas to result in a coplanar surface between the oxide isolation and the wafer surface. Then both the pad nitride and the pad oxide are removed.

Step 14)

Use epitaxial layer 42 as a self-aligned mask to remove oxide layer over polysilicon 28 in window area by either wet chemical, dry plasma or RIE etching. Then regrow the third undoped epitaxial layer 44, and the thickness of the epitaxial layer is adjusted to leave an opening 100 on top of the trench surface as shown in FIG. 11. On the other hand, this third epitaxial layer is thin enough that it can have similar doping type and level as the second epitaxial layer 42 because of dopants redistribution through the subsequent thermal cycles.

Step 15)

Follow similar processing steps as illustrated in the steps 9 and 10. Then a layer of CVD oxide (FIG. 12) is deposited, which isolates the third epitaxial layer 44 and passivates its surface. Then the standard CMOS processes are followed to complete the cell structure, as shown in FIG. 12. This structure is slightly different from the structure shown in FIG. 1 in that the epitaxial layer 44 is on top of the shallow trench isolation 50, because the layer 44 is grown after the oxide isolation has been formed. The described memory cell structure incorporates the following important new features.

The transistor is built on a small opening trench formed by lateral epitaxial growth. The Y-shape trench transistor is self-aligned to the opening at the center of the trench storage capacitor, resulting in the cell size insensitive to lithography overlay inaccuracies.

The Y-transistor channels consists of three parts: flat surface <100> part, tilted <110> part, and vertical <100> part surrounding the transistor trench sidewalls. This is different from the prior art trench transistors which have just vertical trench sidewalls for channels and are difficult to have shallow threshold implants. Also, in the new cell structure, the crystal orientations in the channel region are well defined from crystal growth nature, resulting in more uniform device characteristics. In addition, the area of the vertical part of the trench transistor region is controlled by the epitaxial thickness which is determined by the uniformity of the epitaxial growth rate rather than the lithography minimum feature. As a result, the trench opening of the vertical transistor can be made very small such that the wordline loading can be smaller compared to the prior art cells.

The special cell layout depicted in FIG. 2 is unique. The wordline is laid over the thick oxide on three sides of the transistor, which can reduce the wordline capacitance. This is different from the conventional planar cell layout where wordline is laid over either thick oxide only on two sides or over the storage capacitor plate. Also, this vertical cell can use metal or polycide bitline layout instead of diffusion bitlines. Therefore, the wordline-to-bitline coupling capacitance is significantly reduced in this cell layout technique.

The memory cell can be made n-channel without loss of generality by reversing the dopant polarity of polysilicon trench fill 28, forming an p-type "well" region in epitaxial layer 12 and forming n-channel vertical FET devices in the p-type well.

The memory cell can be made n-channel out-

side the n-well region without loss of generality by reversing the dopant polarity of polysilicon trench fill 28 and forming n-channel vertical FET as transfer devices.

Claims

1. A process for fabricating a semiconductor vertical transistor/storage capacitor memory cell structure of the type including a first epitaxial layer (12) disposed on a semiconductor substrate (10) and a relatively deep polysilicon (28) filled trench (16) disposed in said epitaxial layer and said substrate with a composite oxide/nitride/oxide insulation layer (38) on the deep trench sidewalls forming a storage-capacitor insulator, comprising the steps of:

Step 1) grow an oxide layer (40) over said polysilicon (28) filled deep trench (16);
 Step 2) grow a second epitaxial layer (42) on said first epitaxial layer (12) wherein said vertical and horizontal growth rate of said second epitaxial layer (42) is controlled such that an opening in said second epitaxial layer (42) is left at the center of the top surface of said filled deep trench (16) to provide a shallow trench transistor device region;
 Step 3) selective etch to remove the oxide layer (40) on the deep trench (16) surface within the said open shallow trench area in the said second epitaxial layer (42);
 Step 4) grow a third, relatively thin epitaxial layer (44) on said second epitaxial layer (42) leaving a corresponding opening (100) to the top surface of said filled deep trench (16); the said polysilicon (28) filling said inside of said deep trench (16), exposed to said second epitaxial layer (42) material, results in an epitaxial/polysilicon neck region (48) being formed vertically above said polysilicon filled deep trench (16).

2. A process for fabricating a semiconductor vertical access transistor/storage capacitor memory cell structure according to Claim 1 further including the steps of:

Step 5) form an oxide isolation region (50) and semiconductor well region (26) in said epitaxial layer (12, 42, 44) surrounding said opening to said filled trench (16);
 Step 6) grow thin gate-oxide (18) on the surface of said shallow trench opening (100) and form a buried source region (48) for an access transistor device, wherein connection between said buried source region of said transistor device and said polysilicon filling inside said deep trench (16) is formed in a self-alignment manner;

Step 7) form a threshold-voltage adjustment for said access transistor device by implanting a shallow impurity profile (56) underneath said gate oxide (18);

5 Step 8) fill said shallow trench transistor device region opening (100) with polysilicon material and pattern transfer gate and wordline regions (58);
 Step 9) implant a lightly doped drain region (21) for the access transistor device;
 10 Step 10) form an oxide spacer (23) around the gate edges of said transfer gate region (58);
 Step 11) form a heavily doped drain impurity region (20) which is connected to said bitline.

15 3. A process for fabricating a semiconductor memory cell according to Claim 2 wherein said selective etch step 3 to remove the oxide layer (40) on the deep trench (16) surface is performed after the formation of said oxide isolation region (50) and semiconductor well region (26) of step 5 is completed.

4. A process for fabricating a semiconductor memory cell structure according to Claim 2 wherein said semiconductor substrate (10) is composed of p+ type semiconductor material,

25 said epitaxial layers (12, 42, 44) are composed of p-type semiconductor material,
 said polysilicon (28) in said deep trench (16) and
 30 said epitaxial polysilicon neck (48) is composed of p+ type semiconductor material, and
 said polysilicon material (58) in said shallow trench (100) is composed of n+ or p+ type semiconductor material.

35 5. A process for fabricating a semiconductor memory cell structure of the type including a vertical access transistor self-aligned over a trench storage capacitor comprising the steps of:

Step 1) on a wafer composed of a first epitaxial layer (12) on a semiconductor substrate (10), grow a pad silicon dioxide layer (34) and deposit a pad silicon nitride layer (36) thereon;
 45 Step 2) pattern said silicon dioxide and silicon nitride layers (34, 36) to define a storage capacitor region on said epitaxial layer (12);
 Step 3) using said patterned pad nitride and dioxide layers (34, 36) as a mask, etch a relatively
 50 deep trench (16) through said epitaxial layer (12) into said substrate (10) by reactive-ion-etching;
 Step 4) form a thin oxide/nitride/oxide composite layer (18) on the trench sidewalls to form a storage-capacitor insulator;
 55 Step 5) fill said deep trench with polysilicon (28);
 Step 6) grow an oxide layer (40) over said filled deep trench (16);
 Step 7) remove said pad nitride layer (36) and said

pad oxide layer (34);

Step 8) grow a second epitaxial layer (42) on said first epitaxial layer (12) wherein said vertical and horizontal growth rate of said second epitaxial layer is controlled such that an opening (100) in said second epitaxial layer (42) is left at the center of the top surface of said filled deep trench (16) to provide a shallow trench transistor device region;

Step 9) selective etch to remove the oxide layer (40) on the deep trench surface within the said open shallow trench area in the said second epitaxial layer (42);

Step 10) grow a third, relatively thin epitaxial layer (44) on said second epitaxial layer (42) leaving a corresponding opening (100) to the top surface of said filled deep trench (16); the said polysilicon filling (28) inside of said deep trench, (16) exposed to said second epitaxial layer (42) material, results in an epitaxial neck region (48) being formed vertically above said filled deep trench (16);

Step 11) form an oxide isolation region (50) and semiconductor well region (26) in said epitaxial layer surrounding said opening (100) to said filled trench;

Step 12) grow thin gate-oxide (18) on the surface of said shallow trench opening (100) and form a buried source region (24) for an access transistor device, wherein connection between said buried source region (24) of said transistor device (14) and said polysilicon filled inside said deep trench (16) is formed in a self-alignment manner;

Step 13) form a threshold-voltage adjustment for said access transistor device by implanting a shallow impurity profile (56) underneath said gate oxide (18);

Step 14) fill said shallow trench opening with polysilicon material and pattern transfer gate and word-line regions (58);

Step 15) implant a lightly doped drain region (21) for the access transistor device (14);

Step 16) form an oxide spacer (23) around the gate edges of said transfer gate region (58);

Step 17) form a heavily doped drain impurity region (20) from said polysilicon material bitline connected to said drain region.

6. A process for fabricating a semiconductor memory cell structure according to Claim 5 wherein said semiconductor substrate (10) is composed of p+ type semiconductor material,

said epitaxial layers (12, 42, 44) are composed of p-type semiconductor material, said polysilicon (28) in said deep trench (16) and said epitaxial/polysilicon neck (48) is composed of p+ type semiconductor material, and said polysilicon material (58) in said shallow trench

(100) is composed of n+ or p+ type semiconductor material.

7. A process for fabricating a semiconductor memory cell structure according to Claim 5 wherein said doped drain region (21) formed in step 15 resides on only one side to said polysilicon transfer gate (58) of step 14 and the remaining three sides of the said transfer gate (58) are laid on said isolation region (50) of step 11.

8. A semiconductor vertical access transistor/storage capacitor memory cell structure comprising

a semiconductor substrate (10),
a layer (12, 42, 44) of epitaxial semiconductor material disposed on said substrate (10),
a deep trench storage capacitor structure located in said epitaxial layer and substrate, said deep trench (16) including an insulation layer (38) on the walls thereof, and a filling of polysilicon material (28) to form a storage capacitor,
a shallow Y-shaped trench (100) access transistor (14) located over said deep trench (16) in said epitaxial layer said deep trench having sidewalls containing an insulation layer (18), and being filled with polysilicon material (58),
said Y-shaped shallow trench (100) being characterized in having horizontal sidewalls, vertical sidewalls and tilted sidewalls at the tops of said vertical side-walls,
a source region (24) disposed between said shallow polysilicon filled trench (100) and said deep polysilicon filled trench (16), and
drain regions (20, 21) disposed in said epitaxial layer (12, 42, 44).

9. A semiconductor vertical access transistor/storage capacitor memory cell structure according to Claim 8 wherein said substrate is composed of p+ type semiconductor material, said epitaxial layer is composed of p- type semiconductor material,

said deep trench is filled with p+ type polysilicon, and
said Y-shaped shallow trench is filled with n+ or p+ type semiconductor material.

10. A semiconductor vertical access transistor/storage capacitor memory cell structure according to Claims 8 and 9 wherein said substrate (10) is <100> silicon,
said horizontal and vertical sidewalls of said Y-shaped shallow trench (100) are <100> silicon, and said tilted sidewalls are <110> silicon.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12

